Abstract-We present a comprehensive electrical performance assessment of hafnium silicate (HfSiO x ) high-κ dielectric and titanium-nitride (TiN) metal-gate-integrated FinFET-based complementary-metal-oxide-semiconductor (CMOS) on flexible silicon on insulator. The devices were fabricated using the stateof-the-art CMOS technology and then transformed into flexible form by using a CMOS-compatible maskless deep reactive-ion etching technique. Mechanical out-of-plane stresses (compressive and tensile) were applied along and across the transistor channel lengths through a bending range of 0.5-5 cm radii for n-type and p-type FinFETs. Electrical measurements were carried out before and after bending, and all the bending measurements were taken in the actual flexed (bent) state to avoid relaxation and stress recovery. Global stress from substrate bending affects the devices in different ways compared with the well-studied uniaxial/biaxial localized strain. The global stress is dependent on the type of channel charge carriers, the orientation of the bending axis, and the physical gate length of the device. We, therefore, outline useful insights on the design strategies of flexible FinFETs in future free-form electronic applications.
I. INTRODUCTION
T HE Internet of Everything (IoE) envisions the connection of living beings (e.g., humans, plants, animals, and birds) and objects to the cloud, where vital signs, activity rates, and other aspects of daily life can be monitored and analyzed to inform decisions and improve lifestyles. In that sense, IoE devices require close proximity to the human body, fast decision making capability, and low heat dissipation. They must have low power consumption (dynamic and static), high performance, and flexibility. Subthreshold swing is a critical parameter to this end, because it affects the switching speed of a transistor and its dynamic power consumption [1] . Manuscript The nonplanar 3-D architecture of a FinFET device enables low-power operation and further scaling, to cope with Moore's law [2] , [3] . FinFET devices are already commercially available at higher technology nodes (22 and 14 nm). The international technology roadmap for semiconductors predicts a physical gate length requirement of 7 nm by 2025 [4] . Although such state-of-the-art complementary-metal-oxidesemiconductor (CMOS) electronics exhibit unparalleled advantages, they are rigid and bulky, making them unsuitable for IoE applications. CMOS electronics, thus, need to be of freeform-physically flexible and stretchable [5] - [7] .
In this paper, we applied various mechanical stresses through bending to the flexed FinFET devices to assess their suitability for flexible electronics applications, including IoE and wearable systems, where flexibility and high performance are the essential features for components. We quantify and analyze the effect of out-of-plane stress on key performance metrics to provide insights into the integration feasibility of the state-of-the-art CMOS devices with new emerging applications.
II. EXPERIMENT
We used silicon-on-insulator (SOI) substrates with a 90-nm SOI layer (100) and a gate first approach. A summary of the main fabrication steps is depicted with a cross section showing the internal structure of the fin in Fig. 1(a)-(c) , where the inset shows fins orientation. Fig. 1(d) -(f) shows the main flexing steps to transform the rigid substrate into a 50-μm-thick flexible form. We used a Keithley 4200-SCS Semiconductor Characterization System on a manual SemiProbe probe station as well as curved aluminum surfaces for device characterization [ Fig. 1(g) ].
Bending was done along the fins (i.e., where the bending axis is parallel to the line connecting source and drain) and across the fins (i.e., where the bending axis is perpendicular to the fin length).
III. RESULTS AND DISCUSSION

A. Silicon's Bending Ability and Limitations
Fracture strength determines the overall mechanical stability of a flexible system. The three-point bending test is widely used to assess the fracture strength of a substrate. For silicon thicknesses below 100 μm, the linear elastic bending beam theory cannot provide an accurate estimation of fracture strength, because thin substrates produce a nonlinear 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. deflection-load relationship that is used to estimate the fracture strength [8] .
In 2015, Liu et al. introduced the large deflection theory of beam to account for this nonlinearity [9] . They offered important insights for the theoretical limitations of flexible silicon thinner than 100 μm. Furthermore, based on the application's required bending radius, the thickness of the flexible silicon substrate must be adjusted, such that the applied stress is determined as
where σ is the stress in pascals, Y is Young's modulus, and ε is the nominal strain, which can be calculated as
where t is the substrate thickness and R is the bending radius. The applied stress needs to be lower than the fracture stress for mechanical integrity. Reference [9] shows that for a 50-μm-thick silicon fabric, the fracture stress is ∼1.1 GPa. Substituting a (100) silicon Young's modulus of 128 GPa [10] in (1) and the resulting strain value from (2), we obtain a minimum bending radius for the 50-μm-thick flexible silicon fabric of ∼3 mm, which decreases with a decreasing thickness. Therefore, a plain flexible silicon substrate that is 50 μm thick or thinner with a bending radius of more than 3 mm will safely operate below the fracture stress level. We emphasize that these results are for a bare silicon substrate with no additive layers or patterns for devices. Therefore, based on material properties, substrate thickness, and the bending radius necessary for a specific application, we can determine the most suitable approach and material system for fabricating a thin substrate. These results identify important boundary limitations and guarantee that a bending of 0.5 cm is reasonably far from the fracture stress regime. In most cases, where flexible electronics are required to wrap around curvilinear objects, such as covering a fingertip or an arm, a bending radius of 3 mm would suffice. Moreover, continuing to reduce the substrate's thickness is another option that would enable us to decrease the bending radii and achieve a similar nominal strain corresponding to the stress values below the fracture limit. Nonetheless, polymeric electronics exhibit better flexibility and might be a more feasible option for extreme applications that require the folding of the substrate. Sekitani et al. demonstrated ultraflexibility using polymeric substrates and pentacene semiconductor-based organic-thinfilm transistors that can bend at 100 μm radius for various applications [11] .
B. Effect of Bending Axis Orientation, Stress Type, and Carrier Type on FinFET Performance
The empirical analysis of the effects of bending direction and bending axis orientation on the dimensions of the fins, representing the carrier channels, should provide useful insights into the feasibility of the integration of the state-of-the-art CMOS devices into the aforementioned IoE applications. Silicon's elastic modulus [128 GPa for (100) silicon] allows us to relate the (100) silicon Poisson's ratio of 0.17 [12] to the change in dimension through the following basic equation:
where L is the transverse strain and L is the axial strain, as shown in Fig. 2 (a). Fig. 2 (b) shows the finiteelement method (FEM) simulation results for surface tensile and compressive stresses, anticipating that compressive stress has a greater impact on the device behavior (nearly doubling applied stress at the surface containing the devices), while illustrating the two bending conditions (across and along the channel). , corresponding to 0.08% and 0.05% nominal strain, respectively. The measurements confirm that compressive stress always has a more pronounced effect for both the devices-for different channel carriers types and for both bending axes (i.e., along and across the channel). We note the change of bending dimensions analysis by the output I -V characteristics curves, which showcase the pattern on a linear scale [ Fig. 3 (e) and (f)]. Based on the changes in the fin/channel dimensions shown in Fig. 2 (a), the pattern is expected. However, this pattern was not meticulously followed in the case of along-the-channel bending, indicating that the variation is better explained as an anomaly in behavior within a specific variation range than a consistent trend. Fig. 4 (a)-(c) shows the current flowing between the three terminals (source/drain/gate) in the FinFET shown in Fig. 3 (c) on a linear scale. In unbent and tensile stress cases, as the electric field in the channel becomes stronger, the gate leakage is almost constant and current flows between the source and the drain prominently. On the other hand, in the case of compressive stress, the magnitude of both subthreshold leakage in the channel and the gate leakage increases, and as the electric field between the gate and the channel increases, the gate leakage current linearly increases. This effect is better expressed in the subthreshold regime due to lower current levels between the source and the drain, where gate leakage is of comparable magnitude. In all the cases, the vector sum of currents is zero, except where the individual components are flowing, indicative of a compromised gate dielectric integrity under compressive stressing. For instance, Fig. 4 (d)-(f) shows that for unbent and tensile stresses, the OFF-current (subthreshold channel current and gate leakage) is due to the current flowing from drain (V DD ) into source (ground) and gate (ground) terminals, remaining nearly constant as gate voltage increases until switching occurs. On the other hand, under compressive stress, I OFF is initially higher and gate leakage continues to linearly increase with the increasing gate voltage, indicating conduction through the gate dielectric as current now flows from gate and drain into the source in subthreshold regime and continues even after the transistor is switched ON. This confirms that the effect results from a compromised dielectric integrity caused by compressive stress. Localized strain enhancement in CMOS transistors has been extensively studied for decades [13] , with the assumption that different carriers will respond to stress differently. Wesler et al. used energy band diagrams to explain the different responses to stress with respect to carrier types [14] . For instance, in the suggested SiO 2 /Si/Si 0.7 Ge 0.3 strained structure, a barrier hole well in the valence band corresponds to a surface electron well in the conduction band. The strained silicon surface energy band structure is similar to the bent FinFETs case, where the stress gradient along the silicon thickness due to bending induces a strain effect, rather than the SiGe layer, influencing the effective masses (m * ) of charge carriers due to the deformations in the constrained/stretched energy (E) bands [m * α(d 2 E/d K 2 ) −1 , where K is proportional to crystal momentum]. However, due to band bending in different directions, tensile and compressive strains should form different barrier and surface well structures, depending on the carrier type. This affects the transport properties especially at the edges of the channel (or fins) where lateral stress values are relatively higher and extra surface and barrier wells for carriers are likely to form. Oppositely charged free carriers behave differently depending on the bending axis (Fig. 3) . Further FEM analysis, as represented by Fig. 5(a) , shows a 2-D stress distribution in a fin bent across the channel and along the channel. Devices with larger dimensions would show similar stress distribution. The critical point would be for further scaled-down devices, where the higher stress regions merge to form different stress patterns, which might stress the whole channel and lead to different behavior. Comparing the two stress profiles, it is clear that bending across the channel leads to different stress distribution than bending along the channel. As can be deduced from the results shown in Fig. 3 , electrons are more sensitive to stress when the channel is bent along its length, while holes are more sensitive when the bending axis is perpendicular to the channel length. Because CMOS-based technology uses both n-and p-type field-effect transistors (FETs) on the same wafer, the assessed degradation should be the worst case scenario for both of the two channel types. Furthermore, localized stress due to SiGe source and drain has historically been used to strain the channel and enhance the mobility. On the other hand, a dissimilar effect takes place in this paper. This is because the empirical stress imposed by out-of-plane bending causes a different stress distribution profile and different magnitudes compared with localized stress when both are exposed to the same strain values [ Fig. 5(b) ]. Fig. 5 (b) (inset) shows the calculation of the displacement required for specific strain and the resulting stress profiles for out-of-plane and in-plane fins, stressed at the same strain values. Using (1) and (2), the stress regime for 0.5-5 cm bending radii is 80-800 MPa, corresponding to an intermediate stress range relatively lower than that used in strained silicon to engineer mobility enhancements [15] . Still there were cases of mobility enhancements for long-channel devices flexed along the channel, but due to the complexity of the testing setup and sources of variation while contacting the devices, the conclusion would be an anomaly within ±5% for short-channel devices. Other key switching properties are summarized in Table I for short-channel FinFETs bent at ±5 cm bending radius. The large variation in the drain-induced barrier lowering (DIBL) implies that the devices suffered from significant threshold voltage (V TH ) shifts when functioning in the saturation regime. An increment under compressive stress implies that the device suffers higher leakage currents due to a relatively larger reduction in V TH . A decrease in DIBL under tensile stress would lead to a device with relatively larger V TH than designed and, consequently, lower overdrive voltage (V DD -V TH , where V DD is the supply voltage) and ON-state currents (I ON ). The decrease in the peak transconductance (g m ) would degrade the performance of a transistor device while operating as an amplifier, because the gain of an amplifier is proportional to the transconductance of the device. Ideally, ICs are designed to tolerate 10% deviation in circuit parameters. Therefore, for anomalies greater than 10%, serious considerations are essential when integrating such high-performance devices in flexible ICs that are intended to function properly under various bending conditions. This can be mitigated by redundant compensation elements to adjust the parameters. Current design for yield in deep-submicrometer technologies already uses similar techniques to comply with 3σ and 6σ standards (σ measures variability), accommodating process variations for extremely scaled emerging nodes. For instance, adding a backup transistor connected in parallel when needed to enhance the circuit current as the original transistor experiences increased V TH and lower current. The observed trend for the increased gate leakage with bending can be used to sense the leakage current and determine the corresponding parameter deviation, allowing us to make dynamic decisions to engage added components and correct the deviation effect.
To extract the effective mobility (μ eff ), we use
where g d is the drain conductance, Q n is the mobile charge density in the channel, and W is the channel width. Fig. 6 shows the extracted effective mobility values versus L G for tensile and compressive bent n-and p-type FinFETs. Conclusively, FinFETs with longer L G exhibited higher deviations from the unbent benchmark, for both majority carrier and applied stress types. For instance, a representative n-type FinFET showed a deviation of 13% for an L G of 10 μm, compared with a 2.3% deviation for the L G of 110 nm. Similarly, a representative p-type FinFET had a 90% deviation for the L G of 10 μm and 2.7% deviation for the L G of 250 nm. Although the long-channel p-type FinFET exhibited a 90% deviation in its effective mobility, their functionality is still attested as a switch, as shown in Fig. 6(c) . Under both the applied stress types, the ON-to-OFF current ratio (I ON /I OFF ) was about 10 3 with low gate leakage.
In ultralarge scale integration, the flowing drain current in the ON-state (I ON ) and the OFF-state (I OFF ) are the critical properties of every device. Depending on the magnitudes of I ON , V DD , and gate capacitance [C G ≈ oxide capacitance (C OX )], the intrinsic delay (t d ) of the device is determined as t d = CV DD /I ON . Fig. 7(a) shows the variation of the gate delay with the I ON /I OFF ratio for a representative p-type FinFET device. The higher the I ON , the faster the circuit, and the total capacitance of the circuit, including parasitic, is proportional to the time constant (τ ), which affects the speed at which the circuit can operate.
The ultimate goal of strain engineering is to increase I ON through mobility enhancements. An FET current is given by
I ON corresponds to the saturation current (I SAT ) when V DS V GS -V TH and is approximately (discarding shortchannel modulation effect) given as
For a representative short-channel p-type FinFET (L G < 250 nm), the change in I ON is less than 1% under both the tensile (1.5-cm bending radius) and compressive stresses (−3-cm bending radius). This is justified by the insignificant deviations in μ eff and V TH while other parameters are physical.
Even for a long-channel p-type FinFET device (L G = 10 μm)-where the change in calculated μ eff is about 90%-the changes in I SAT were −2.4% for tensile stress and −1.5% for compressive stress (both at 2.25-cm bending radius), at V DS = V GS = −1.5 V. The extreme variation in μ eff did not translate into current variation-although the change in V TH while operating in the saturation regime (extracted using the Ghibaudo method for short-channel devices, i.e., the intercept with V GS axis from I DS / √ g m,sat versus V GS plot [16] ) is less than 8% in worst case compressive stress and less than 1% for tensile stress (at 2.25-cm bending radii).
Hence, the calculated mobilities do not reflect actual degradation, which is attributed to the susceptibility of the measurement used for mobility calculations to noise, namely, the strong dependence of mobility on g d , which is measured at very low drain voltages (between 25 and 50 mV).
Physical scaling compromises the reliability and physical limits of the gate oxide in terms of interface quality and defect density. Therefore, high-κ dielectrics have been used to replace SiO 2 . The FinFETs in this paper use a few nanometers of HfSiO x high-κ dielectric. A consistent trend of increasing gate leakage between the gate terminal and source of a FinFET has been observed, especially under the tensile stress for a representative short-channel 250-nm p-type FinFET [ Fig. 7(b) and (c) ]. This is in line with previous observations by Choi et al. on the reduction in the work function of TiN due to tensile out-of-plane bending, which reduces the gate/oxide barrier height causing higher leakage currents [17] .
This does not affect the functionality of the device due to the orders of magnitudes difference between I DS versus V DS , as shown in Fig. 7(d) . Nonetheless, we found that FinFET devices with various dimensions had still been functioning after long bending durations (about 1 year), as shown in Fig. 8 . The presence of leakage currents is a major issue in deepsubmicrometer technologies [18] . I OFF is highly dependent on V TH , dielectric integrity, and operation temperature. Device operation dependence on temperature was not studied in this paper. I OFF is inversely proportional to an exponential function in V TH (I OFF αe (V GS -V TH ) ). Therefore, leakage current is strongly affected by the shifts in V TH and might require circuit correction (although the variation in our case is within 10%). The degradation in dielectric integrity is evident from the increasing gate leakage with the increasing bending radius. Tensile stress increased leakage significantly at 0.5-cm bending radius along the channel.
This means that in a battery-operated IoE system, where the device is in standby mode most of the time and leakage power dominates, the useful time before a recharge would be significantly shortened. Furthermore, the effect is not direct due to the existing positive feedback loop between the flowing current and the temperature. The higher currents increase the temperature. The relation between the temperature and the semiconductor bandgap is given by Varshni's equation
where E g is the bandgap in electronvolt, T is the temperature, and β is a material property. This in turn reduces the V TH , and consequently increases the current further. This feedback loop is a common cause of thermal runaway failures in ICs. Therefore, the increment in I OFF can yield more sever effects and requires closer circuit level studies to prevent the potential for eventual failures during the useful lifetime of a system. At the device level, still no observable degradation in switching behavior under various bending conditions is present. The gate leakage is 1000× less than the drain currents, i.e., 1-min increase in leakage will not significantly affect I ON , preserving functionality.
C. Residual Stress Versus Effective Stress
In microcrystalline silicon transistors, Dong et al. showed the effect of bending of flexible TFTs [19] . All the measurements were taken in the flat position after the sample had been exposed to various bending stress types and various durations. We anticipate this paper to be an important milestone in assessing out-of-plane stress effects on transistor characteristics. However, this paper was focused on the residual stress rather than the real-time actual stress measurements.
This explains the minor deviations in the transfer and output I -V curves concerning the effect on source-to-drain currents and gate leakage. Stress recovery and self-healing properties are widely used concepts in reliability physics, drawing the cutline between a stressed and post-stressed device. We have previously shown a self-healing property in metal-oxide-semiconductor capacitors subjected to mechanical stresses [20] . The same study shows that for silicon-based CMOS, dynamic stress (successive bending and flattening) has severe effect on the reliability of the structure. Hence, they are more suitable for bent static structures than dynamic ones. Accelerated ramping voltage (V ramp ) analysis, time-dependent dielectric breakdown, and bias temperature instability (BTI) tests used in assessing devices' useful projected lifetime employ various stress methods in which relaxation time has a strong effect on the measurements. For instance, one of the challenges in the reliability assessment of high-κ dielectrics, including HfSiO x , is the accuracy of the BTI test composed of stress-measure-stress cycles to track the shift in V TH due to the relaxation/recovery of degradation when stress is removed in the measurement step [21] . Fig. 9 shows the transfer I -V characteristics curves of long-and short-channel n-and p-type FinFET devices before and after applying stress. Evidently, the variation does not reflect the significant deviations experienced under effective stress, as shown in Fig. 3 . The results of the flexible microcrystalline silicon TFT show that devices can be folded for storage and then unfolded when needed, recovering their characteristics after being reflattened [19] . In their work, Dong et al. used 150-nm-thick silicon nitride (Si 3 N 4 ) as a gate insulator. Although Si 3 N 4 was shown to exhibit high trap densities, which is expected to worsen with bending due to increased dielectric stress, it was shown that relaxation/recovery time decreased as the Si 3 N 4 thickness increases [22] , thus manifesting the durability of the Si 3 N 4 TFTs when reflattened. This paper shows that this conclusion can be extended to scaled high-performance high-κ dielectric FinFETs that use thin (4-nm-thick) HfSiO gate insulators.
IV. CONCLUSION
We have presented a comprehensive analysis on varying flexed (bent) states of flexible high-performance FinFET CMOS. We have shown that this reduces stress recovery when devices are reflattened. Nonetheless, due to the sensitivity of the measurements, an extra source of variation (i.e., contact resistance) is added. As previously mentioned, the outlined percentage variations are ultimately useful for the actual systems applications, whether it is through flexible ICs for Internet of things (IoT), IoE, or wearable electronics. The results show that most variations are restricted to ±10%, which is similar to the process variations range in deep-submicrometer technologies where possible mitigation solutions are already practiced; however, compromised gate dielectrics introduce new reliability concerns for devices functioning in the bent state. Moreover, we provide insight into the degree of variation in device characteristics when they are bent, which complements previous work and shows that variations can be mitigated to render the devices suitable for performing while bent as well as when flattened. This paper presents the possibility of adding the flexing ability to industry-grade FinFETs without sacrificing functionality and highlights the various effects that out-of-plane bending has on these devices.
